

International Journal of Advanced Research in Computer and Communication Engineering Vol. 2, Issue 10, October 2013

Design of SPI to I2C Protocol Converter and Implementation of Low Power Techniques

Kiran.V¹, Vinilanagraj²

Assistant Professor Dept.ECE, RVCE, Bangalore, India^{1,2}

Abstract- Enabling embedded systems having only SPI interfaces to connect with I2C peripherals provides design flexibility through interoperability and power flexibility. But SPI interfaces cannot directly connect with I2C peripherals. The best way to deal with this problem is to create an SPI to I2C interface using protocol converter. Protocol Converters are generally used for transforming data and commands from one device or application to another. This work mainly focuses on protocol conversion from SPI to I2C through "read" and "write" commands. Also an effective low power technique such as clock gating insertion, dynamic power gating and use of Multi-threshold standard cells for reducing leakage power are implemented over this design.

Key words: SPI, I2C, Protocol converter, Low power Techniques.

I. **INTRODUCTION**

Serial Peripheral Interface (SPI) is the interface organised as follows. In the next section the present in most of the embedded systems. SPI implementation of SPI to I2C protocol converter is supports full duplex communication with higher explained. The dynamic power gating which is a throughput. Whereas Inter Integrated Circuit (I2C) low power technique is explained next. The results is a two wired bus used to enable communication of the implementation are presented in the section between two or more devices that are normally on IV. Finally the conclusion and futurescope is the same board. The throughput of I2C is normally dicussed. less than that of SPI. In order to connect embedded systems having only SPI interfaces to I2C peripheral devices to achieve power and A Protocol Converter is a device used to convert design flexibilities, SPI to I2C protocol converter standard or proprietary protocol (for example SPI) is implemented.

applications drive the quest for low power VLSI interoperability. Figure 1 shows the block diagram design. The focus is on developing low power of SPI to I2C protocol converter. The proposed circuits without affecting too much on the architecture is as follows: The SPI to I2C protocol performance (area, latency,

speed). Hence a novel approach of low power technique called dynamic power.

Gating is used over the implementation of SPI to I2C protocol converter. The rest of the paper is

II SPI TO I2C PROTOCOL CONVERTER

of one device to the protocol (for example I2C) Technology trends and specially portable suitable for the other device or tools to achieve the converter will contain one internal SPI slave and internal I2C master. All the requests signals will be generated by master block. When an external SPI master wants to read/write data into external I2C slave, it will send the read/write command and corresponding address of I2C slave through



International Journal of Advanced Research in Computer and Communication Engineering Vol. 2, Issue 10, October 2013

internal SPI slave. SPI slave then sends the This has been shown in the 1st clock phase of scl command, address and data (in case of write) to in the waveform. the I2C master and the internal state machine will conversion. 🔊 do the necessary data



Figure1: Block diagram of SPI to I2C protocol converter

The sequence of actions that take place in the internal logic of the protocol converter are as follows:



Figure2: SPI to I2C read and write operation

 \triangleright SPI first sends the Start bit command and the external I2C slave address. For example SPI sends Start bit command as 8'h80 and slave address of 8'h90. This is shown in the first clock phase of SPI sclk in the waveform.

The above signal is converted into I2C protocol format. The following information is obtained on the sda line.

Start			
bit	7bit	Write	Acknowledgment (0)
(0)	address	command	8 ()
		(0)	

SPI sends the write command and data to be written into the external I2C slave. For example SPI sends write command 8'h40 and data 8'0C. This is shown in the second clock phase of SPI_sclk in the waveform.

The data is send through sda line to the I2C slave. This has been shown in the 2^{nd} clock phase of scl clock.

 \geq SPI send Repeat Start bit command and external I2C slave address for read operation. For example SPI send 8'h80 and 8'h91. Shown in 3rd clock phase of SPI sclk.

The above information is converted into I2C format. Now this time start bit is converted to Repeat Start bit and the address converted to 7bit address followed by Read command (1) and acknowledgement (0). This is shown in 3^{rd} clock phase of scl.

 \triangleright SPI sends the Read command and dummy bit. Wait for two cycles by sending some dummy bit and then read the data from I2C. For example SPI reads data h'A6 from I2C.

Finally SPI sends the Stop bit command which is represented by stop bit (1) in the sda line.

This SPI to I2C protocol converter design is simulated using modelsim simulator. This design can be implemented on FPGA and is power friendly. Hence low power techniques can be applied over this design.



International Journal of Advanced Research in Computer and Communication Engineering Vol. 2, Issue 10, October 2013

III IMPLEMENTATION OF LOW POWER TECHNIQUES

Following Low power techniques have been implemented for this design in order to calculate power.

- \geq **Clock Gating Insertion**
- \triangleright **Dynamic Power Gating**

 \triangleright Use of Multi-Threshold standard cells for reducing leakage power.

Clock gating: It is a popular technique used in many synchronous circuits for reducing dynamic power dissipation. Clock gating saves power by adding more logic to a circuit to prune the clock tree. Pruning the clock disables portions of the circuitry so that the flip-flops in them do not have to switch states. Switching states consumes power. When not being switched, the switching power things such as synthesis, physical design and consumption goes to zero, and only leakage power analysis have to be performed. currents are incurred.

conditions attached to registers, and uses them to 28 nm technology, ss3sigma operating condition gate the clocks. Therefore it is imperative that a and 50 MHz operating frequency. design must contain these enable conditions in order to use and benefit from clock gating.

Dynamic Power Gating: It is effective for reducing leakage power. Power gating is the technique wherein circuit blocks that are not in use are temporarily turned off to reduce the overall power of the chip. This temporary shutdown time can also call as "low power mode" or "inactive mode". But power gating comes with following overhead. Power gating affects and adds lot of complexity to the design much more than compared to the clock gating. It increases time delays as power gated modes have to be safely entered and exited. The possible amount of leakage power saving in such low power mode and the energy dissipation to enter and exit such mode introduces some architectural trade-offs.

Shutting down the blocks can be accomplished either by software or hardware. Driver software schedule the power down operations. can Hardware timers can be utilized. A dedicated power management controller is the other option

Use of Multi-Threshold Standard Cells: Each design has some timing critical area and timing non critical area. The timing non critical area design should be designed with high threshold voltage standard cells where as the critical area should be designed with low threshold voltage standard area. High threshold value cells are slower are speed but consumes less leakage power. However there are certain limitations such as high delay and thus leading to degraded performance, and it involves multiple timing trials.

In order to calculate power for the design several

Clock gating cell has been introduced through Clock gating works by taking the enable synthesis. The tool used is Design Compiler with

> The basic physical design flow is implemented in Magma Talus tool which is as follows:

Fix 7	Time (hyper cells model based synthesis)
Ein	Call (defining fleer plan, placement or
F1X	Lell (defining floor plan , placement ar
pow	er plan)
Fix 0	Clock (clock tree synthesis)
Fix V	Wire (routing)



International Journal of Advanced Research in Computer and Communication Engineering Vol. 2, Issue 10, October 2013



Figure 2: Physical design view of SPI to I2C converter with power grid and routing

IV RESULTS OF POWER CALCULATION

Power during Synthesis

Power	Without	With Clock
during	Clock	Gating
Synthesis	Gating	
Leakage	1.5865e-	1.5806e-02 uw
power	02 uw	
Internal	7.0024e-	6.3706e-03 mw
power	03 mw	
Switching	6.6670e-	6.784e-04 mw
power	04 mw	
Total	7.6850e-	7.0649e- 03 mw
power	03 mw	

Power after Physical design (calculated in Red hawk):

Power	Without	With Clock
after	Clock	Gating
physical	Gating	
design		
Leakage	3.5186e-05	4.8547e-05

power	watt	watt
Internal	1.4442e-05	1.1625e-05
power	watt	watt
Switching	1.7349e-06	1.7999e-06
power	watt	watt
Total	5.1362e-05	4.8547e-05
power	watt	watt

Power with Dynamic Power gating:

Power with Dynamic Power gating:	Switch cell ON	Switch cell OFF
Leakage	3.5122e-05	1.7485e-05
power	watt	watt
Internal	1.1592e-05	0
power	watt	
Switching	1.7713e-06	0
power		
Total	4.8486e-05	1.7485e-05
power	watt	watt

V CONCLUSION AND FUTURE SCOPE

Unarguably the power is going to be the key differentiator and driver for the deep-submicron products in the future. There are a plethora of power management techniques available to be used. However the most effective power management approach seams to be targeting the architecture itself and make the device low power by design. This work hits the core of low power design which is architecture novelty for low power design. Both the dynamic as well as leakage power saving is achieved in this work. In terms of designing the protocol converter, there is scope for the improvement. For example here the internal clock at the top level which originally has to be generated internally inside the I2C master through state machine is considered. Also the rate at which I2C clock i.e. scl to toggle should be decided by the SPI clock so that there should not be any data



International Journal of Advanced Research in Computer and Communication Engineering Vol. 2, Issue 10, October 2013

loss. As each protocol has different data format, clock has to be synchronized between them so that no data loss happens.

VI REFERENCES

[1] Mircea R. Stan, Wayne P. Burleson "Bus Invert Coding for Low Power I/O" in International conference on Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems archive Volume 3 Issue 1, March 1995, Page 49-58

[2] Kaushik Roy, Saibal Mukhopadhyay and Hamid Mahmoodi "Leakage Current Mechanism and Leakage reduction techniques in deep-submicron CMOS circuits" <u>Proceedings of the IEEE</u> (Volume: 91, <u>Issue: 2</u>

[3] CHAI Yan-jie, SUN Ji-yin, GAO Jingand TAO Ling-Jiao, JI Jing, BAO Fei-hu"Improvement of I2C Bus and RS-232 SerialPort under Complex ElectromagneticEnvironment" International Conference onComputer Science and Software Engineering.pp 178 – 181, December 2008

[4]XueLijun,SuWei, LiuYing,"Combination Design of I2C and Lon BusesBased on Bridge Mode" Pacific-AsiaConference on Circuits, Communications andSystem. On pages 277 – 280, 2009

[5]Dale Johnson, Geotest- Marvin TestSystems, Inc., Irvine, "Implementing SerialBus Interfaces with General Purpose DigitalInstrumentation", California IEEE 2009

[6] L. Bacciarelli, G. Lucia, S. Saponara, L.Fanucci and M. Forliti "Design, testing andprototyping of a software programmable12C/SPI IP on AMBA bus", IEEE 2006

[7] Young woo Kim, Kyoung Park, andMyungioon Kim, "AMBA BasedMultiprocessor system", Electronics andTelecommunications Research Institute,IEEE. ,pp 41 – 42, Nov2003

[8]"The 12C Specification," Version 2.1, Philips Semiconductors

[9] Bruce, J.W. Gray, M.A. Follett, "Personal digital assistant (PDA) based I2Cbus analysis" Dept. of Electronics. & Computer. Eng., Mississippi State, IEEETransactions on Consumer Electronics.Vol. 49, No. 4, NOVEMBER 2003