πŸ“ž +91-7667918914 | βœ‰οΈ ijarcce@gmail.com
International Journal of Advanced Research in Computer and Communication Engineering
International Journal of Advanced Research in Computer and Communication Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2278-1021ISSN Print 2319-5940Since 2012
IJARCCE adheres to the suggestive parameters outlined by the University Grants Commission (UGC) for peer-reviewed journals, upholding high standards of research quality, ethical publishing, and academic excellence.
← Back to VOLUME 11, ISSUE 5, MAY 2022

DESIGN OF EMBEDDED SYSTEM OF POWER GRID SYNCHRONIZATION FAILURE DETECTION

Ronit Jain, Madhav Dogra, Ankit Mishra, Ankit Kumar

DOI: 10.17148/IJARCCE.2022.11539

Abstract: This ipaper ipresents ithe idesign iof ian iembedded isystem ito idetect ithe isynchronization ifailure iof iany iexternal isupply isource iwith ithe ipower igrid. iIt isenses ithe iabnormalities iin ifrequency iand ivoltage. iA iprototype ihas ibeen ideveloped iand itested, ithe iresults iin ithe iform iof ipictures iof iLCD idisplay iare ishown. For ithe iproject, irange iof ifrequency iis i48Hz ito i50Hz iand i ivoltage irange iis i200V-240V. i

πŸ‘ 22 views
Downloads:PDF Download PDF|DOI: 10.17148/IJARCCE.2022.11539
Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite:

[1] Ronit Jain, Madhav Dogra, Ankit Mishra, Ankit Kumar, β€œDESIGN OF EMBEDDED SYSTEM OF POWER GRID SYNCHRONIZATION FAILURE DETECTION,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE), DOI: 10.17148/IJARCCE.2022.11539

Share this Paper