An Enhanced (15,5) BCH Decoder Using Verilog HDL

M.PRASHANTHI; P.SAMUNDISWARY M. Tech; Department of Electronics Engineering; Pondicherry University; Pondicherry; India Assistant Professor; Department of Electronics Engineering; Pondicherry University; Pondicherry; India

← Back to VOLUME 2, ISSUE 11, NOVEMBER 2013

An Enhanced (15,5) BCH Decoder Using Verilog HDL

M.PRASHANTHI, P.SAMUNDISWARY M. Tech, Department of Electronics Engineering, Pondicherry University, Pondicherry, India Assistant Professor, Department of Electronics Engineering, Pondicherry University, Pondicherry, India

Downloads: Download PDF

How to Cite:

[1] M.PRASHANTHI, P.SAMUNDISWARY M. Tech, Department of Electronics Engineering, Pondicherry University, Pondicherry, India Assistant Professor, Department of Electronics Engineering, Pondicherry University, Pondicherry, India, “An Enhanced (15,5) BCH Decoder Using Verilog HDL,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)