Design and Analysis for Low power CMOS Sram cell in 90nm technology using cadence tool

SAGAR JOSHI; SARMAN HADIA PG student; Charotar University of Science &amp; Technology; changa; India Sarman K Hadia (Associate Professor; Electronics &amp; Communication Department; CSPIT; Changa; CHARUSAT) &nbsp;

← Back to VOLUME 2, ISSUE 4, APRIL 2013

Design and Analysis for Low power CMOS Sram cell in 90nm technology using cadence tool

SAGAR JOSHI, SARMAN HADIA PG student, Charotar University of Science & Technology, changa, India Sarman K Hadia (Associate Professor, Electronics & Communication Department, CSPIT, Changa, CHARUSAT)  

Downloads: Download PDF

How to Cite:

[1] SAGAR JOSHI, SARMAN HADIA PG student, Charotar University of Science & Technology, changa, India Sarman K Hadia (Associate Professor, Electronics & Communication Department, CSPIT, Changa, CHARUSAT)  , “Design and Analysis for Low power CMOS Sram cell in 90nm technology using cadence tool,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)