← Back to VOLUME 2, ISSUE 7, JULY 2013
This work is licensed under a Creative Commons Attribution 4.0 International License.
FPGA Implementation of FIR based Decimation Filter Structure for WiMAX Application
V.JAYAPRAKASAN, M.MADHESWARAN Research Scholar, Department of ECE, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India Research Supervisor, Centre for Advanced Research, Muthayammal Eng., College, Rasipuram, Tamilnadu, India
👁 27 views
Downloads:
How to Cite:
[1] V.JAYAPRAKASAN, M.MADHESWARAN Research Scholar, Department of ECE, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India Research Supervisor, Centre for Advanced Research, Muthayammal Eng., College, Rasipuram, Tamilnadu, India, “FPGA Implementation of FIR based Decimation Filter Structure for WiMAX Application,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)
