📞 +91-7667918914 | ✉️ ijarcce@gmail.com
IJARCCE Logo
International Journal of Advanced Research in Computer and Communication Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2278-1021ISSN Print 2319-5940Since 2012
IJARCCE adheres to the suggestive parameters outlined by the University Grants Commission (UGC) for peer-reviewed journals, upholding high standards of research quality, ethical publishing, and academic excellence.
← Back to VOLUME 5, ISSUE 7, JULY 2016

High Performance Column Level ADC for CMOS Imager using Switched Capacitor Technique

Anurag Yadav, Rajesh Mehra, Deep Sehgal, H.S. Jatana

DOI: 10.17148/IJARCCE.2016.5789

Abstract: An integrating type analog to digital converter is commonly used to achieve a high resolution. In this work 12-bit Dual slope ADC is developed which is an integrating type ADC. To integrate the input signal it requires one integrator made up of one resistance in feed forward path and one feedback capacitance with opamp circuit. Switched capacitor based integrator is alternative technique to realize the integrating function. In this design resistance in feed forward is replaced with two switches and one capacitor. This technique requires non overlapping clock. One of the advantages of this technique is area minimization. This technique is easily compatible with technology. This dual slope column level ADC minimizes the conversion time. Two stage opamp is designed which has gain of 78.22 dB. This column level dual slope ADC is implemented using 180nm standard CMOS technology.



Keywords: ADC, CIS, CMOS, OPAMP.

How to Cite:

[1] Anurag Yadav, Rajesh Mehra, Deep Sehgal, H.S. Jatana, “High Performance Column Level ADC for CMOS Imager using Switched Capacitor Technique,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE), DOI: 10.17148/IJARCCE.2016.5789