Mean-Shift Algorithm: Verilog HDL Approach

Mr.Rahul V.Shah; Mr.Amit Jain; Mrs.Ekata Mehul; Mr.Rutul B.Bhatt; Mr.Pinal Engineer ASIC department Einfochips; Ahmedabad Electronic&amp; Communication Department; SVNIT; Surat Electronic&amp; Communication Department; SVIT; Vasad; Gujarat Technology University

← Back to VOLUME 1, ISSUE 2, APRIL 2012

Mean-Shift Algorithm: Verilog HDL Approach

Mr.Rahul V.Shah, Mr.Amit Jain, Mrs.Ekata Mehul, Mr.Rutul B.Bhatt, Mr.Pinal Engineer ASIC department Einfochips, Ahmedabad Electronic& Communication Department, SVNIT, Surat Electronic& Communication Department, SVIT, Vasad, Gujarat Technology University

Downloads: Download PDF

How to Cite:

[1] Mr.Rahul V.Shah, Mr.Amit Jain, Mrs.Ekata Mehul, Mr.Rutul B.Bhatt, Mr.Pinal Engineer ASIC department Einfochips, Ahmedabad Electronic& Communication Department, SVNIT, Surat Electronic& Communication Department, SVIT, Vasad, Gujarat Technology University, “Mean-Shift Algorithm: Verilog HDL Approach,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)