← Back to VOLUME 1, ISSUE 2, APRIL 2012
This work is licensed under a Creative Commons Attribution 4.0 International License.
Mean-Shift Algorithm: Verilog HDL Approach
Mr.Rahul V.Shah, Mr.Amit Jain, Mrs.Ekata Mehul, Mr.Rutul B.Bhatt, Mr.Pinal Engineer ASIC department Einfochips, Ahmedabad Electronic& Communication Department, SVNIT, Surat Electronic& Communication Department, SVIT, Vasad, Gujarat Technology University
π 27 views
Downloads: Download PDF
How to Cite:
[1] Mr.Rahul V.Shah, Mr.Amit Jain, Mrs.Ekata Mehul, Mr.Rutul B.Bhatt, Mr.Pinal Engineer ASIC department Einfochips, Ahmedabad Electronic& Communication Department, SVNIT, Surat Electronic& Communication Department, SVIT, Vasad, Gujarat Technology University, βMean-Shift Algorithm: Verilog HDL Approach,β International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)
