📞 +91-7667918914 | ✉️ ijarcce@gmail.com
International Journal of Advanced Research in Computer and Communication Engineering
International Journal of Advanced Research in Computer and Communication Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2278-1021ISSN Print 2319-5940Since 2012
IJARCCE adheres to the suggestive parameters outlined by the University Grants Commission (UGC) for peer-reviewed journals, upholding high standards of research quality, ethical publishing, and academic excellence.
← Back to VOLUME 3, ISSUE 12, DECEMBER 2014

Survey the stochastic computing and probabilistic transfer matrix (PTM) in logic circuits

BAHRAM DEHGHAN, NASER PARHIZGAR

👁 39 views📥 0 downloads
Share: 𝕏 f in
Abstract: Stochastic computing is a new alternative approach to conventional real arithmetic. Stochastic computation has been considered for different applications such as implementation of real-time motor controller and Error control coding and artificial neural networks. We have shown how to construct classic gates using probabilistic equations. In this paper, we focus on several logic circuits based on Probabilistic Transfer Matrix (PTM). In addition, this paper provides a survey of stochastic logic circuits with generating arbitrary probabilities. Also, we demonstrate PTMs is a methodology for representing probabilistic behaviour in logic circuits. In addition, our purpose has been to study the applicability of PTM in logic circuits. Results demonstrate that different kinds of logic circuits architecture can be verified with PTM methodology.

Keywords: StochasticComputing, Probabilistic Transfer Matrix, Logic Circuits

How to Cite:

[1] BAHRAM DEHGHAN, NASER PARHIZGAR, “Survey the stochastic computing and probabilistic transfer matrix (PTM) in logic circuits,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)

Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.